We report on AlGaN/GaN quantum point contacts fabricated by using e-beam lithography and dry ion etching. The tunable nano-constrictions are dened by the integration of side and top gates in a single device. In this conguration, the planar gates are located on the both sides of a quantum channel and the metallic top gates, which cover the active region, are separated from the substrate by an insulating and passivating layers of HfO2 or Al2O3/HfO2 composite. The properties of devices have been tested at T = 4.2 K. For side gates we have obtained a very small surface leakage current Ig < 10 −11 A at gate voltages |Vg| < 2 V, however, it is not enough to close the quantum channel. With top gates we have been able to reach the pinch-o voltage at Vg = −3.5 V at a cost of Ig ≈ 10 −6 A, which has been identied as a bulk leakage current.
Introduction
High electron mobility transistors (HEMT) based on the GaN/AlGaN heterostructure are very promising candidates as chemical and biological sensors since its sheet carrier density is strongly inuenced by the surface potential [1] . Furthermore, an opportunity of integration with solar blind UV detectors or high temperature, high power electronics makes GaN-based HEMT structures to be used for a variety of applications [2] . However, a strong dependence of carrier concentration on the ambient conditions creates also a major obstacle for fabrication of ballistic nanostructures, like quantum point contacts (QPCs) or quantum dots (QD), from this material. For example, QDs produced in GaN by so-called split-gate technique are very sensitive to the presence of randomly charged surface states and often their proper action suers from a large gate current leakage [3] . Therefore, the challenge for a construction of such devices is to optimize the technology and performance of the electrostatic Schottky gates towards reduction of parallel (surface and substrate) conduction and trapping eects. For that, the passivation with dielectric layer is often applied in order to reduce the surface states on GaN or AlGaN [4] .
In this work we describe the fabrication of tunable nano-constriction by means of etching narrow grooves which dene the contact itself, but also the planar gates located on the both sides of a quantum channel. Additionally, a metallic (Au) top gate is applied which covers the active region of the device and is separated from the substrate by an insulating and passivating layers of the hafnium oxide HfO 2 or Al 2 O 3 /HfO 2 . Side gates are known to produce excellent and adiabatically smooth constrictions on GaAs/AlGaAs heterostructures [5, 6] and the metal gate over the active region of the device helps to symmetrize transmission coecients by screening surface states and smoothing the connement potential [7] . We believe that the combination of side/ top gates, which is for the rst time applied for GaN/AlGaN nanostructurization, can provide an additional control over one-dimensional (1D) carrier density and leakage currents in this material.
Materials and results
For our studies we used two distinct high mobility GaN/AlGaN structures, which have been grown by plasma assisted molecular beam epitaxy (PAMBE). The sequence of epitaxial layers for both substrates is shown in Fig. 1a . For sample A, the two-dimensional electron gas (2DEG) is located very shallow under the surface (13 nm), whereas for sample B corresponding distance is larger (29 nm). This makes sample A more fragile to the gate-2DEG leakage, however, the additional layer (500 nm GaN:Mg) has been introduced to reduce the buer leakage as compared to sample B. From the Hall effect measurements the low-temperature (T = 4.2 K) mobilities µ e = 2.2 × 10 5 cm 2 /(V s) and 4.5 × 10 5 cm 2 /(V s) have been obtained for samples A and B, respectively, with 2D electron densities n = 3.1 × 10 12 cm −2 (A) and 2.4 × 10 12 cm −2 (B) (in dark). Four-terminal quantum point contacts with lithographic width W lith = 0.4, 0.6, and 0.8 µm have been patterned by e-beam lithography and inductively coupled plasma reactive ion etching (ICP RIE) with PMMA resist used as an etching mask. For that, the optimization of etching parameters was needed since PMMA is very sensitive to plasma processing. The best results have been obtained for etching rates ≈ 60 nm/50 s for GaN and ≈ 360 nm/50 s for PMMA. With these parameters the V-shaped side-gates, separated from the constriction area by ≈ 60 nm deep etched grooves, have been successfully dened on top of macroscopic Hall-bar structures (see Fig. 1b ). Let us note the smooth edges of separating grooves with roughness which favourably compares to the results of a wet chemical etching [5, 6] . Unfortunately, the dry plasma processes create depletion regions (1026) on the mesa walls, it may explain why the measured conductance G of our devices is not monotonic as a function of W lith .
On GaN substrates the dielectric SiN layers grown by plasma deposition are typically applied for the surface passivation [8, 9] . Recently, however, better results have been obtained for atomic layer deposited (ALD) HfO 2 [10] and Al 2 O 3 [4] lms, which are characterized by high dielectric constant and high breakdown eld. Furthermore, the ALD technique is well tted to electron beam lithography methods, since the low deposition temperature permits a lm growth without the hard-baking of resist and lift-o processes give smooth edges with roughness as low as 10 nm [11] .
Therefore, in this work we used 30 nm HfO 2 (on sample A) and 100 nm composite HfO 2 /Al 2 O 3 (on sample B) as insulator layers, both produced by low growth temperature (T g 100
• C) atomic layer deposition process [12] . To characterize electrically the patterned devices the IV characteristics have been obtained at temperature T = 4.2 K before the deposition of top gates. Side gate current I g has been measured as a function of gate voltage V g applied between both gates and one of the ohmic contacts. At the same time the dierential conductance G of the constriction vs. V g has been also recorded using the low-frequency lock-in technique. The same procedure has been repeated for the top gates after the deposition of insulator and metal lms. Top gates have been contacted with the conducting epoxy, since the bonding machine cannot be applied on a fragile amorphous substrates. Results for samples A and B are summarized in Figs. 3 and 4 , respectively. For sample A (with shallow 2DEG) we have observed practically no current leakage (I g < 2 × 10 −11 A) in the voltage range −2 to +2 V for planar gates (Fig. 3) . This is a promising result, which shows that the etched grooves separate eectively gate areas from other parts of the sample and no surface leakage is detected. Unfortunately, such voltage range is too small for an ecient control of the channel conductance. Furthermore, covering the sample A with the top gate has not solved the problem. After the process a large top gate current I g ≈ 10 −6 A was measured, already at V g = 0.4 V. Very probably, the
For side-gates on sample B (with deeper 2DEG) we have obtained a much larger gate leakage I g ≈ 10 −6 A for side-gate voltage |V g | < 2 V (Fig. 4a) . This is probably related to the buer leakage current which is reduced in sample A. Apart from this, the transconductance has been very small and again insucient to close the quantum channel in the range −2 to +2 V, quite similarly to sample A. Interestingly, for |V g | > 1.7 V a dramatic increase of QPC current noise is observed, which also corresponds to the increase of I g , marked with arrows in Fig. 4a . Most probably, the appearance of noise highlights the onset of direct gate-channel tunnelling and again limits the eective range of side-gate operation to |V g | < 2 V voltage range.
Fortunately, for sample B we have been able to completely close the quantum channel at pinch-o voltage of −3.5 V and also to increase the conductance up to 13G 0 for V g = +3 V (Fig. 4b) . This result shows that the top--gate alone can be used to control the channel, however, at a cost of considerable gate leakage (I g ≈ 2 × 10 −7 A at V g = −2 V). On the other hand, no noise increase is observed, which suggests that the source of leakage for sample B is a buer current. Finally, no hysteresis in upand down-gate voltage sweeps has been observed, which indicates that the oxide layer eectively passivates surface states.
Summary and conclusions
In summary, we have demonstrated the QPCs fabricated from GaN/AlGaN heterostructures by using e-beam lithography and dry ion etching. The tunable nano-constrictions have been dened by the integration of sidegates, insulator layers and top gates in a single device. In this conguration, the planar gates are located on the both sides of a quantum channel from which they are separated by deep etched trenches. The active region of the QPC is covered with insulating and passivating layers of HfO 2 or Al 2 O 3 /HfO 2 composite and capped with metal (Au) top-gate lm.
We have studied the dierential conductance of QPCs and IV characteristics of both types of electrostatic gates at liquid helium temperatures. For side gates we have observed very small surface leakage current I g < 10 −11 A, however, the obtained transconductance is very small and the eective range of operation is limited to voltages |V g | < 2 V.
For top gates the measured transconductance is much larger, it was sucient to close the quantum channel of W lith = 600 nm already at V g = −3.5 V, for sample covered with 100 nm HfO 2 /Al 2 O 3 composite. Furthermore, the top-gate with 30 nm HfO 2 /30 nm Au layer sequence turn out to be unacceptably leaky on sample with shallow 2D electron gas.
In conclusion, the side gate/top gate combination, which served well for GaAs/AlGaAs system, can be applied also to the design of electrostatic gates on GaN/ AlGaN heterostructures. Combined with surface passivation, provided by unique properties of Al 2 O 3 /HfO 2 dielectrics, such design may provide a stability and reproducibility which are key ingredients of quantum transport studies. To achieve this goal at least two elements have to be improved. First, the buer leakage must be strongly reduced by a proper design of epitaxial and probably also top metal layers. Second, to maximize the side gates performance, the width of separating grooves and the size of depletion region should be reduced.
